



⑪ Publication number : **0 587 442 A2**

⑫ **EUROPEAN PATENT APPLICATION**

⑲ Application number : **93307165.6**

⑤① Int. Cl.⁵ : **H01L 21/60, H01L 23/485**

⑳ Date of filing : **10.09.93**

③① Priority : **10.09.92 US 943087**

④③ Date of publication of application :
16.03.94 Bulletin 94/11

⑥④ Designated Contracting States :
DE FR GB IT NL

⑦① Applicant : **TEXAS INSTRUMENTS
INCORPORATED**
13500 North Central Expressway
Dallas Texas 75265 (US)

⑦② Inventor : **Helnen, Katherine G.**
6047 Burgundy
Dallas, Texas 75230 (US)
Inventor : **Alfaro, Rafael C.**
5232 Worley Drive, Box 76912
The Colony, TX 75056 (US)
Inventor : **Stierman, Roger J.**
7415 Winterwood Lane
Dallas, Texas 75248 (US)

⑦④ Representative : **Blanco White, Henry Nicholas
et al**
ABEL & IMRAY Northumberland House
303-306 High Holborn
London WC1V 7LH (GB)

⑤④ **Wire bonding over the active circuit area of an integrated circuit device.**

⑤⑦ Wire bonding over the active circuit (13) of an integrated circuit device (10) is accomplished by providing a layer of a polyimide material (23) in overlying relationship relative to the active circuit, depositing a bonding pad (31) on the polyimide layer opposite the active circuit, connecting the bonding pad electrically to the active circuit, and bonding a wire (33) to the bonding pad.




FIG. 1

EP 0 587 442 A2

FIELD OF THE INVENTION

This invention relates generally to wire bonding on an integrated circuit device and, more particularly, to wire bonding with bonding pads arranged over the active circuit area of the device.

BACKGROUND OF THE INVENTION

Conventional integrated circuit chips have bonding pads arranged peripherally outside of the active circuit area of the chip. The bonding pads must be large enough to accommodate either ball bonding or stitch bonding connections. The chip must be large enough to accommodate the active circuit area plus the additional area occupied by the bonding pads. Thus, bonding pads disadvantageously increase the size of the chip.

Another problem with peripherally arranged bonding pads is that additional bus structure may be necessary to connect the bonding pads to the terminations of the active circuit. Such additional bus structure disadvantageously increases the cost and complexity of the chip, and may deteriorate the speed of the chip due to increased interconnection length.

In view of the foregoing disadvantages associated with peripheral bonding pads, attempts have previously been made to fabricate integrated circuit chips with the bonding pads arranged directly over the active circuit area. This would reduce the size, cost and complexity of the chip. However, these previous attempts have encountered difficulties. For example, stray capacitances can develop between the bonding pads and the active circuit. Also, the relatively brittle protective overcoat layer which covers the active circuit can be damaged by the impact and shearing forces associated with the wire bonding and plastic packaging process. In some cases these forces crack the overcoat layer. In other cases the damage to the overcoat layer, although not severe enough to actually cause cracking, weakens the overcoat layer to the extent that the conventional plastic overmolding process and variations in thermal expansion associated with temperature cycling subsequently cause cracking in the overcoat layer.

It is therefore desirable to provide an integrated circuit chip which has bonding pads arranged over the active circuit area and which avoids problems such as those mentioned above.

According to the present invention, wire bonding over the active circuit area of an integrated circuit device is accomplished by providing a layer of a polyimide material in overlying relationship relative to the active circuit, depositing a bonding pad on the polyimide layer opposite the active circuit, connecting the bonding pad electrically to the active circuit, and bonding a wire to the bonding pad.

BRIEF DESCRIPTION OF THE DRAWINGS

Exemplary embodiments of the present invention are described below with reference to the appended drawings, in which:

Figure 1 is a fragmentary cross-sectional view of an integrated circuit device embodying the present invention;

Figure 2 is a fragmentary cross-sectional view showing an alternative arrangement of the bond pad of Figure 1;

Figure 3 is an elevational view of a bonding transducer which is part of a bonding apparatus used to make the wire bonds of Figures 1 and 2; and
Figure 4 is a diagrammatic view of the bonding apparatus used to make the wire bonds of Figures 1 and 2.

DETAILED DESCRIPTION

An exemplary embodiment of the present invention is shown in Figure 1. The integrated circuit device 10 includes an electrical circuit 11. A connecting arrangement 14 is provided for electrically connecting the electrical circuit 11 to an external lead structure. Figure 1 illustrates a single connecting arrangement 14, but it will be understood that the integrated circuit device 10 includes a plurality of such connecting arrangements 14 to accommodate the electrical circuit 11. The electrical circuit 11 has an active circuit area 13 which includes functional circuit elements that are connected to the lead structure by connecting arrangement 14.

Connecting arrangement 14 includes electrically conductive metal layers 15 and 19 overlying the active circuit area 13 to provide electrical access to the functional circuit elements of active circuit area 13. In Figure 1, a lower metal layer 15 and an upper metal layer 19 are arranged in overlying relationship relative to the active circuit area 13. The lower metal layer 15 is electrically connected to a desired circuit node of the active circuit area 13. An inter-level oxide layer 17 is interposed between the upper and lower metal layers 19 and 15. The upper metal layer 19 is connected to the lower metal layer 15 by a conductor 20 which extends through layer 17. Thus the upper metal layer 19 makes electrical contact with the lower metal layer 15.

A protective overcoat 21 is provided over the upper metal layer 19 in overlying relationship relative to the electrical circuit 11. The overcoat 21 may be, for example, a 10,000 angstrom layer of silicon nitride or silicon oxide. The overcoat layer 21 has a plurality of contact openings 25 provided therein, one of which is shown in Figure 1.

A layer of polyimide material 23 is provided over the overcoat 21 in overlying relationship relative to the electrical circuit 11. Those skilled in the art will be

familiar with polyimide materials in general, because such materials have been used as protective overcoats and conformal insulating layers in prior art integrated circuit devices. The polyimide layer 23 may be, for example, of the type BPDA-PDA (bisphenyldianhydride-phenyldiamine). The polyimide layer 23 has a plurality of contact openings 27 provided therein, one of which is shown in Figure 1. The polyimide layer 23 should preferably have the following exemplary parameters: a thickness of 3-6 microns; a relatively high modulus of elasticity, for example, approximately 6-13 GPa; a relatively low coefficient of thermal expansion, for example, in a range of approximately $3 \cdot 10^{-6}$ in/in/°C; and a low dielectric constant, for example, approximately 3.0. An example of a commercially available polyimide which is suitable for practicing the invention is DuPont 2611 Polyimide.

Each contact opening 25 of the overcoat layer 21 is aligned with a corresponding contact opening 27 of the polyimide layer 23, as illustrated in Figure 1. These aligned openings 25 and 27 are preferably not aligned with the conductor 20 which connects metal layers 15 and 19. Metal conductors 29 are provided in the aligned openings 25 and 27, one such conductor being shown in Figure 1. A plurality of bonding sites are provided on top of the polyimide layer 23. The bonding sites may be, for example, conventional aluminum bonding pads 31, one such bonding pad being shown in Figure 1. The bonding pad 31 must be electrically conductive, and various metal alloys can be used, for example, an aluminum alloy with 2% copper.

The conductor 29 electrically contacts the bonding pad 31 either directly, as shown in Figure 1, or through a suitable metal conductor 37 deposited on top of the polyimide layer 23, as shown in Figure 2. The conductor 29 extends from the upper surface of the polyimide layer 23 toward the electrical circuit 11, and terminates in electrical contact with the upper metal layer 19.

The integrated circuit device 10 also includes a plurality of electrically conductive wires 33, one of which is shown in Figure 1. The wire 33 may be pure gold, a gold alloy, or some other metal or metal alloy. The wire 33 connects the bonding pad 31 to a lead structure. The wire 33 is bonded to the bonding pad 31 by a wire bond 35. The wire 33 has an enlarged bond end 39 which facilitates making the wire bond 35 to the bonding pad 31.

The aforementioned structure of Figure 1 is encapsulated by a conventional resin molding compound 36 such as plastic.

The polyimide layer 23 absorbs and controls the stresses transmitted to the overcoat 21 during wire bonding. The polyimide layer 23 is sufficiently rigid to permit successful wire bonding, and is also sufficiently elastic to avoid cracking or otherwise damaging the overcoat 21 or the polyimide layer itself during the

wire bonding operation. Thus, subsequent plastic overmolding and temperature cycling will not result in cracking of the overcoat 21 or the polyimide layer 23. The polyimide layer 23 has a relatively low dielectric constant and a relatively large thickness, and this combination limits capacitive interaction between the bonding pads 31 and the underlying electrical circuit 11.

The wire bonding operation is significantly less likely to damage the overcoat 21 if high frequency bonding is used. A suitable high frequency wire bonding operation can be accomplished as described below.

A bonding apparatus 41 used to make the wire bonds 35 is illustrated diagrammatically in Figure 4. The bonding apparatus 41 utilizes high frequency (100 kHz and above) ultrasonic energy. The apparatus 41 includes a capillary 43, a transducer 45, a high frequency ultrasonic energy source 47, a thermal source 49, a pressure source 51, and a control section 53.

The capillary 43 acts as a conduit for the wire 33 and, during the bonding process, imparts pressure and ultrasonic energy at the wire bond 35. The structure and operation of the capillary 43 is well known in the art.

Referring to Figure 3, the transducer (or horn) 45 is about ten centimeters long and includes four piezoelectric crystals 55 on the tail end 57 thereof. The transducer 45 also includes a body portion 59 and a tapered front end portion 61 having a tool clamp point 63 where the capillary 43 is mounted. The effective length L of the transducer 45 should be set so that the tool clamp point 63 is at the optimum position for imparting high frequency ultrasonic energy.

Once the ultrasonic bonding frequency has been selected, the transducer 45 can be designed to have an effective length L equal to, for example, 2.25 wavelengths of the ultrasonic energy. Thus, the effective length L of the transducer 45 depends upon the selected frequency. Referring again to Figure 4, the energy source 47 is designed to provide an AC signal at the desired frequency. The energy source 47 is connected to the piezoelectric crystals 55 of Figure 3 in a conventional manner so that the AC signal is applied to the crystals. The ultrasonic frequency at the wire bond interface between the bond end 39 and the bond pad 31 may differ slightly from the frequency of the AC signal provided by energy source 47, as is well known in the art.

The thermal source 49 is conventional and provides thermal energy at the wire bond 35 to facilitate the bonding process. The pressure source 51 is conventional and provides pressure (mashing) to the wire bond 35 via the capillary 43.

The wire bonding operation begins by heating the wire 33 to form the bond end 39 as is well known in the art. The bond end 39 is then brought into contact

with the bonding pad 31 so as to present between the bond end 39 and the bonding pad 31 an interface where the bonding will occur. The thermal source 49 applies heat as required, while the capillary 43 positions and secures the bond end 39 at the bonding pad 31, the transducer 45 provides the high frequency ultrasonic energy, and the pressure source 51 applies mashing force via the capillary 43. It will be apparent to those skilled in the art that all of the steps of the bonding operation can be suitably controlled by the control section 53.

At a frequency of approximately 114 kHz, for example, acceptable bonding can be achieved at temperatures from approximately 175°C through approximately 280°C and beyond, with a bonding time of approximately 5 ms. Higher frequencies permit bonding at lower temperatures. For example, a 350 kHz frequency has produced acceptable bonds at 27°C. Lower bonding temperatures will help limit the thermal expansion of the polyimide layer 23 during bonding.

The high frequency operation described above requires a reduction in the number of piezoelectric crystals forming the motor of the bonding transducer. Thus, the transducer 45 of Figure 3 has fewer piezoelectric crystals 55 than conventional transducers which operate at lower frequencies. Due to this reduction in the number of crystals, a higher power output is required to achieve optimum bonds. More specifically, ultrasonic power is generally in the range of 80-250 mW for most low frequency (below 100 kHz) transducers, while the high frequency (100 kHz and above) transducer 45 has a typical range of 150-300 mW.

An important factor which affects the high frequency ultrasonic power output is the impedance of transducer 45. For example, at frequencies above 100 kHz, transducer 45 can be operated at 18 ohms (+/- 5 ohms) impedance when installed in a bondhead assembly.

The above-described high frequency, low temperature wire bonding operation may be achieved, for example, by modifying a conventional Abacus III bonder as necessary to carry out the type of operation described above. The Abacus III bonder is manufactured by Texas Instruments Incorporated of Dallas, Texas. Further discussion of high frequency ultrasonic bonding can be found in the aforementioned copending applications incorporated by reference.

As an alternative to the Figure 1 structure, it has also been found that acceptable bonding over the active circuit 13 can be accomplished in the same general manner described above but omitting the overcoat 21 from the integrated circuit device 10. In this alternative embodiment the polyimide layer 23 is provided directly on top of the upper metal layer 19.

Although exemplary embodiments of the invention are described above in detail, this description is

not to be construed as limiting because the invention can be practiced in a variety of embodiments.

Claims

1. A method of effecting wire bonding over an active circuit of an integrated circuit device, comprising the steps of:
 - providing a layer of a polyimide material in overlying relationship relative to the active circuit;
 - depositing a bonding pad on the polyimide layer opposite the active circuit;
 - connecting the bonding pad electrically to the active circuit through the polyimide layer; and
 - bonding a wire to the bonding pad.
2. A method according to Claim 1, wherein said wire bonding step includes operating a bonding transducer at a frequency of at least 100 kHz.
3. A method according to Claim 1 or Claim 2, further comprising providing the polyimide layer having a modulus of elasticity in a range of approximately 6-13 GPa.
4. A method according to any preceding claim, further comprising providing the polyimide layer having a coefficient of thermal expansion in a range of approximately 3×10^{-6} to 10×10^{-6} in/in/°C.
5. A method according to any preceding claim, further comprising providing the polyimide layer having a thickness in a range of approximately 3 to 6 microns and having a dielectric constant of approximately 3.
6. A method according to any preceding claim, wherein said connecting step includes the steps of providing in the polyimide layer a through opening which extends through the polyimide layer, and placing in the opening an electrical conductor which extends through the opening and terminates in electrical contact with the active circuit.
7. A method according to any preceding claim, further comprising providing the wire made from gold.
8. A method of making an integrated circuit, comprising:
 - providing an active circuit;
 - providing a layer of a polyimide material in overlying relationship relative to the active circuit;
 - depositing a plurality of bonding pads on the polyimide layer opposite the active circuit;

connecting the bonding pads electrically to the active circuit through the polyimide layer; bonding a plurality of wires respectively to the bonding pads; and

molding an encapsulant onto the polyimide layer, the bonding pads and the wires. 5

9. An integrated circuit device, comprising:

an active circuit;

a layer of polyimide material disposed in overlying relationship relative to said active circuit; 10

a plurality of bonding pads deposited on said polyimide layer, said polyimide layer being interposed between said active circuit and said bonding pads, said bonding pads being electrically connected to said active circuit through said polyimide layer, and 15

a plurality of wires for connecting said bonding pads to a lead structure, each said wire having an enlarged bond end which is bonded to a respective said bonding pad. 20

10. An integrated circuit according to Claim 9, where-

in said polyimide layer has a plurality of through openings therein for permitting electrical connection of said active circuit to the respective bonding pads, and including a plurality of electrical conductors respectively provided in said through openings, said electrical conductors being electrically connected to the respective bonding pads and extending through the respective through openings to terminate in electrical contact with said active circuit, and an encapsulant molded onto said polyimide layer, said bonding pads and said wires. 25 30 35

11. An integrated circuit according to Claim 9 or

Claim 10, wherein said bonding pads are disposed in overlying relationship relative to the respective electrical conductors. 40

12. An integrated circuit according to any of Claims 9

to 11, wherein the polyimide layer has a modulus of elasticity of at least approximately 6 GPa. 45

13. An integrated circuit according to any of Claims 9

to 12, wherein the polyimide layer has a coefficient of thermal expansion in a range of approximately 3×10^{-6} to 10×10^{-6} in/in/°C 50

14. An integrated circuit according to any of Claims 9

to 13, wherein the polyimide layer has a thickness in a range of approximately 3 to 6 microns, and has a dielectric constant of approximately 3. 55

15. An integrated circuit according to any of Claims 9

to 14, including a protective overcoat layer inter-

posed between said active circuit and said polyimide layer, said overcoat layer being one of a silicon nitride material and a silicon oxide material.




FIG. 1




FIG. 2




FIG. 3




FIG. 4